Low Power CMOS Design of Phase Locked Loop for Fastest Frequency Acquisition at Various Nanometer Technologies. - K. Gavaskar; R. Dhivya; R. Dimple Dayana (Wirel. Pers. Commun., 2022)