Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming. - Ranga Vemuri; R. Kalyanaraman (IEEE Trans. Very Large Scale Integr. Syst., 1995)