An area-efficient low-power SCM topology for high performance network-on Chip (NoC) architecture using an optimized routing design. - R. Poovendran; S. Sumathi (Concurr. Comput. Pract. Exp., 2019)