SystemC Modeling and Validation of A RISC Processor System. - Rajeev Kumar 004; Rahul Chaudhry; Dipankar Das 002; Vibha Rathi; Subrat Kumar Panda; P. P. Chakrabarti 001 (FDL, 2006)