Single-ended SRAM with high test coverage and short test time. - Chua-Chin Wang; Chi-Feng Wu; Rain-Ted Hwang; Chia-Hsiung Kao (IEEE J. Solid State Circuits, 2000)