Task parallel programming model + hardware acceleration = performance advantage. - Tamer Dallou; Divino Cesar Soares Lucas; Guido Araujo; Lucas Morais; Eduardo Ferreira Barbosa; Michael Frank 008; Richard Bagley; Raj Sayana (Hot Chips Symposium, 2016)