VLSI Systems For Design Rule Checks. - Rajiv Kane; Sartaj Sahni (FSTTCS, 1984)

A Systolic Design-Rule Checker. - Rajiv Kane; Sartaj K. Sahni (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1987)