Design of Power, Area and Delay Optimized Direct Digital Synthesizer Using Modified 32-Bit Square Root Carry Select Adder. - Raju Ganna; Shanky Saxena; Govind Singh Patel (J. Circuits Syst. Comput., 2022)