Optimized Fault-Tolerant Adder Design Using Error Analysis. - Raghavendra Kumar Sakali; P. Balasubramanian; Ramesh Reddy; Sreehari Veeramachaneni; Sk. Noor Mahammad (J. Circuits Syst. Comput., 2023)