A Three-Stage Dynamic Comparator for SAR ADC Optimized for Reduced Kickback Noise and Ultra-Low Delay. - Buddhi Prakash Sharma; Rajeev Rajagopal; Ranjeeth Sekhar; Anu Gupta; Chandra Shekhar 001 (J. Circuits Syst. Comput., 2025)