A 10T SRAM architecture with 40 % enhanced throughput for IMC applications benchmarked with CIFAR-10 dataset. - Ravi S. Siddanath; Mohit Gupta; Chaitanya Joshi; Manish Goswami; Kavindra Kandpal (Integr., 2024)