An efficient VLSI/FPGA architecture for combining an analysis filterbank following a synthesis filterbank. - Ravindra K. Sande; Anantharaman Balasubramanian (ISCAS (3), 2004)