A 12 Gbps DES Encryptor/Decryptor Core in an FPGA. - Steven Trimberger; Raymond Pang; Amit Singh (CHES, 2000)