An optimized 1.0- mu m CMOS technology for next-generation channelless gate arrays. - Yukihiro Ushiku; Teruo Kobayashi; Akito Yoshida; Nobuyuki Itoh; Akira Nishiyama; Rempei Nakata (IEEE J. Solid State Circuits, 1988)