A speed oriented fully automatic layout program for random logic VLSI devices. - A. Feller; Richard B. Noto (AFIPS National Computer Conference, 1978)