A Robust Digital Delay Line Architecture in a 0.13µm CMOS Technology Node for Reduced Design and Process Sensitivities. - Prasun Raha; Scott Randall; Richard Jennings; Bob Helmick; Ajith Amerasekera; Baher Haroun (ISQED, 2002)