A Systematic Methodology for Parasitic Capacitance Estimation and Validation of Multichip Modules. - Ripun Phukan; Shin-Yu Chen; Rolando Burgos (IEEE Trans. Ind. Electron., 2024)