Effective Coupling Between Logic Synthesis and Layout Tools for Synthesis of Area and Speed-Efficient Circuits. - Mandalagiri S. Chandrasekhar; Robert H. McCharles; David E. Wallace (VLSI Design, 1997)