An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic. - Rod Blaine Foist; André Ivanov; Robin Turner (MSE, 2007)

An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic. - Rod Blaine Foist; Cristian Grecu; André Ivanov; Robin Turner (IEEE Trans. Educ., 2008)