Selective State Retention Power Gating Based on Gate-Level Analysis. - Shlomo Greenberg; Joseph Rabinowicz; Ron Tsechanski; Eugene Paperno (IEEE Trans. Circuits Syst. I Regul. Pap., 2014)