An FPGA implementation of pipelined multiplicative division with IEEE Rounding. - Ronen Goldberg; Guy Even; Peter-Michael Seidel (FCCM, 2007)