An FPGA-based binary neural network accelerator with enhanced hardware efficiency and data reuse. - Dezheng Zhang; Rui Cen; Han Pu; Rui Wan; Dong Wang (Microelectron. J., 2025)