Hardware-Algorithm Codesigned Low-Latency and Resource-Efficient OMP Accelerator for DOA Estimation on FPGA. - Ruichang Jiang; Wenbin Ye 001 (IEEE Trans. Very Large Scale Integr. Syst., 2025)