FPGA Implementation of Sparse Matrix Vector Multiplication with Small-Scale Matrix Element Router. - Ryosuke Yanangisawa; Kenji Kanazawa (ICCE, 2025)