An ultrahigh-speed full adder using resonant-tunneling logic gates. - Takao Waho; Hiroki Okuyama; Tomohiko Ebata; Ryousuke Kato (APCCAS, 2008)