Application design system for high-speed dynamically reconfigurable gate arrays. - Nobuya Watanabe; Ryoya Ishitani; Minoru Watanabe (ICCE, 2024)