A CMOS gate array with 600 Mb/s simultaneous bidirectional I/O circuits. - Toshiro Takahashi; Makio Uchida; Takahiko Takahashi; Ryozo Yoshino; Masakazu Yamamoto; Nobuh Kitamura (IEEE J. Solid State Circuits, 1995)