A submicrometer MOS transistor I-V model for circuit simulation. - Hiroo Masuda; Jun'ichi Mano; Ryuichi Ikematsu; Hitoshi Sugihara; Yukio Aoki (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1991)