FPGA and ASIC implementations of the etaT pairing in characteristic three. - Jean-Luc Beuchat; Hiroshi Doi; Kaoru Fujita; Atsuo Inomata; Piseth Ith; Akira Kanaoka; Masayoshi Katouno; Masahiro Mambo; Eiji Okamoto; Takeshi Okamoto; Takaaki Shiga; Masaaki Shirase; et al. (Comput. Electr. Eng., 2010)