VLSI Architecture for High Performance 3GPP Interleaver/Deinterleaver for Turbo Codes. - J. Magdalene Mathana; S. Badrinarayanan; Rani Hemamalini (Int. J. Comput. Commun. Control, 2014)