Multithreaded Architectural Support for Speculative Trace Scheduling in VLIW Processors. - Manvi Agarwal; S. K. Nandy 001; Jos T. J. van Eijndhoven; S. Balakrishanan (SBCCI, 2002)