Automated Extraction of Accurate Delay/Timing Macromodels of Digital Gates and Latches using Trajectory Piecewise Methods. - S. Dabas; Ning Dong 002; Jaijeet S. Roychowdhury (ASP-DAC, 2007)