Behavioral test benches for digital clock and data recovery circuits using Verilog-A. - S. I. Ahmed; Kent Orthner; Tadeusz Kwasniewski (CICC, 2005)

An all-digital data recovery circuit optimization using Matlab/Simulink. - S. I. Ahmed; Tad A. Kwasniewski (ISCAS (5), 2005)