Register bypassing in an asynchronous superscalar processor. - S. J. Davis; C. J. Elston; Paul A. Findlay (J. Syst. Archit., 2000)