Reduced Latency IEEE Floating-Point Standard Adder Architectures. - Andrew Beaumont-Smith; Neil Burgess; S. Lefrere; Cheng-Chew Lim (IEEE Symposium on Computer Arithmetic, 1999)