Design and Simulation of a 64 Gb/s PAM-4 Wireline Receiver in 22 nm CMOS. - A. Cortiula; D. Scubla; S. Murra; Davide Menin; Andrea Bandiziol; Francesco Driussi; Pierpaolo Palestri (PRIME, 2025)