Addressing verification bottlenecks of fully synthesized processor cores using equivalence checkers. - Subash Chandar G.; S. Vaideeswaran (ASP-DAC, 2001)