An FPGA arithmetic logic unit for computing scalar multiplication using the half-and-add method. - Sabel Mercurio Hernández Rodríguez; Francisco Rodríguez-Henríquez (ReConFig, 2005)