High-Throughput LDPC-Decoder Architecture Using Efficient Comparison Techniques & Dynamic Multi-Frame Processing Schedule. - Sachin Kumawat; Rahul Shrestha; Nikunj Daga; Roy P. Paily (IEEE Trans. Circuits Syst. I Regul. Pap., 2015)