Accelerating SystemVerilog UVM Based VIP to Improve Methodology for Verification of Image Signal Processing Designs Using HW Emulator. - Abhishek Jain 003; Piyush Kumar Gupta; Hima Gupta; Sachish Dhar (CoRR, 2014)