Efficient Hardware Design of Parameterized Posit Multiplier and Posit Adder. - Sadhu Sai Ram; Kuruvilla Varghese (APCCAS, 2023)