Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache. - Simon Tam 001; Justin Leung; Rahul Dilip Limaye; Sam Choy; Sujal Vora; Mitsuhiro Adachi (ISSCC, 2006)