Exploring the Limits of Port Reduction in Centralized Register Files. - Sandeep Sirsi; Aneesh Aggarwal (VLSI Design, 2009)