A 250-622 MHz deskew and jitter-suppressed clock buffer using two-loop architecture. - Satoru Tanoi; Tetsuya Tanabe; Kazuhiko Takahashi; Sanpei Miyamoto; Masaru Uesugi (IEEE J. Solid State Circuits, 1996)