A Scalable Symbolic Simulator for Verilog RTL. - Sasidhar Sunkari; Supratik Chakraborty; Vivekananda M. Vedula; Kailasnath Maneparambil (MTV, 2007)