A Power Aware Paging Scheme with Power Controlling Each Memory Bank. - Satomi Kobayashi; Tsuneo Nakanishi; Akira Fukuda (PDPTA, 2002)