Analysis of Area and Power Overhead for a Synthesizable 4-Phase Bundled-Data Asynchronous RISC-V Processor. - Sean Jacobs; Mark A. Indovina; Yashaswini Suresha (ACM Great Lakes Symposium on VLSI, 2026)