A highly integrated 40-MIPS (peak) 64-b RISC microprocessor. - Jito Miyake; Todhinoti Maeda; Yoshito Nishimichi; Johi Katsura; Takashi Taniguchi; Seihi Yamaguchi; Hisakazu Edamatsu; Shigeru Watari; Yoshiyuko Takagi; Kazuhiko Tsuji; Shigeo Kuninobu; Steve Cox; et al. (IEEE J. Solid State Circuits, 1990)