A Digital PLL with 5-Phase Digital PFD for Low Long-term Jitter Clock Recovery. - Tae-Young Oh; Seung-Hyun Yi; Sung-Hyun Yang; Byong-Chan Lim; Kuk-Tae Hong (CICC, 2006)