Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study. - Sharjeel Imtiaz; Uljana Reinsalu; Tara Ghasempouri (ISCAS, 2025)